386 search results - page 59 / 78 » Informing Memory Operations: Providing Memory Performance Fe... |
HPCA
2008
IEEE
14 years 7 months ago
2008
IEEE
Fetch gating mechanisms have been proposed to gate the processor pipeline to reduce the wasted energy consumption due to wrongpath (i.e. mis-speculated) instructions. These scheme...
ASPLOS
1998
ACM
13 years 11 months ago
1998
ACM
Advances in VLSI technology will enable chips with over a billion transistors within the next decade. Unfortunately, the centralized-resource architectures of modern microprocesso...
IPPS
2002
IEEE
14 years 13 days ago
2002
IEEE
SAC is a purely functional array processing language designed with numerical applications in mind. It supports generic, high-level program specifications in the style of APL. How...
DEBS
2010
ACM
13 years 11 months ago
2010
ACM
We present a case study parallelizing streaming aggregation on three different parallel hardware architectures. Aggregation is a performance-critical operation for data summarizat...
IWMM
2011
Springer
12 years 10 months ago
2011
Springer
The goal of cache management is to maximize data reuse. Collaborative caching provides an interface for software to communicate access information to hardware. In theory, it can o...