Sciweavers

386 search results - page 64 / 78
» Informing Memory Operations: Providing Memory Performance Fe...
Sort
View
DATE
2003
IEEE
132views Hardware» more  DATE 2003»
14 years 24 days ago
Scheduling and Timing Analysis of HW/SW On-Chip Communication in MP SoC Design
On-chip communication design includes designing software (SW) parts (operating system, device drivers, interrupt service routines, etc.) as well as hardware (HW) parts (on-chip co...
Youngchul Cho, Ganghee Lee, Sungjoo Yoo, Kiyoung C...
LCTRTS
1999
Springer
13 years 11 months ago
Why SpecInt95 Should Not Be Used to Benchmark Embedded Systems Tools
The SpecInt95 benchmark suite is often used to evaluate the performance of programming tools, including those used for embedded systems programming. Embedded applications, however...
Jakob Engblom
ISORC
2008
IEEE
14 years 1 months ago
Hardware Objects for Java
Java, as a safe and platform independent language, avoids access to low-level I/O devices or direct memory access. In standard Java, low-level I/O it not a concern; it is handled ...
Martin Schoeberl, Christian Thalinger, Stephan Kor...
ACSAC
2005
IEEE
14 years 1 months ago
Exploiting Independent State For Network Intrusion Detection
Network intrusion detection systems (NIDSs) critically rely on processing a great deal of state. Often much of this state resides solely in the volatile processor memory accessibl...
Robin Sommer, Vern Paxson
SEUS
2010
IEEE
13 years 5 months ago
Crash Recovery in FAST FTL
NAND flash memory is one of the non-volatile memories and has been replacing hard disk in various storage markets from mobile devices, PC/Laptop computers, even to enterprise serv...
Sungup Moon, Sang-Phil Lim, Dong-Joo Park, Sang-Wo...