Sciweavers

2784 search results - page 546 / 557
» Instruction Level Parallelism
Sort
View
AGENTS
1998
Springer
14 years 2 months ago
A Hybrid Procedural/Deductive Executive for Autonomous Spacecraft
The New Millennium Remote Agent NMRA will be the rst AI system to control an actual spacecraft. The spacecraft domain places a strong premium on autonomy and requires dynamic reco...
Barney Pell, Edward B. Gamble, Erann Gat, Ron Kees...
PARA
1998
Springer
14 years 2 months ago
Technologies for Teracomputing: A European Option
Abstract. Ahardware and software environment with performance above 1 Tera ops (teracomputing) is presently required to face the leading computational challenges not only in fundam...
Agostino Mathis
VLDB
1998
ACM
180views Database» more  VLDB 1998»
14 years 2 months ago
Active Storage for Large-Scale Data Mining and Multimedia
The increasing performance and decreasing cost of processors and memory are causing system intelligence to move into peripherals from the CPU. Storage system designers are using t...
Erik Riedel, Garth A. Gibson, Christos Faloutsos
ISCA
1996
IEEE
99views Hardware» more  ISCA 1996»
14 years 2 months ago
High-Bandwidth Address Translation for Multiple-Issue Processors
In an effort to push the envelope of system performance, microprocessor designs are continually exploiting higher levels of instruction-level parallelism, resulting in increasing ...
Todd M. Austin, Gurindar S. Sohi
ISCA
1994
IEEE
117views Hardware» more  ISCA 1994»
14 years 1 months ago
Evaluating Stream Buffers as a Secondary Cache Replacement
Today's commodity microprocessors require a low latency memory system to achieve high sustained performance. The conventional high-performance memory system provides fast dat...
Subbarao Palacharla, Richard E. Kessler