Sciweavers

2784 search results - page 69 / 557
» Instruction Level Parallelism
Sort
View
BIRTHDAY
2005
Springer
14 years 3 months ago
Simulating Algebraic High-Level Nets by Parallel Attributed Graph Transformation
The “classical” approach to represent Petri nets by graph transformation systems is to translate each transition of a specific Petri net to a graph rule (behavior rule). This ...
Claudia Ermel, Gabriele Taentzer, Roswitha Bardohl
IEEEPACT
1999
IEEE
14 years 2 months ago
In Search of Speculative Thread-Level Parallelism
This paper focuses on the problem of how to find and effectively exploit speculative thread-level parallelism. Our studies show that speculating only on loops does not yield suffi...
Jeffrey T. Oplinger, David L. Heine, Monica S. Lam
ASAP
2000
IEEE
125views Hardware» more  ASAP 2000»
14 years 2 months ago
High Level Modeling for Parallel Executions of Nested Loop Algorithms
High level modeling and (quantitative) performance analysis of signal processing systems requires high level models for the applications(algorithms) and the implementations (archi...
Ed F. Deprettere, Edwin Rijpkema, Paul Lieverse, B...
DAC
1999
ACM
14 years 2 months ago
Parallel Mixed-Level Power Simulation Based on Spatio-Temporal Circuit Partitioning
: In this work we propose a technique for spatial and temporal partitioning of a logic circuit based on the nodes activity computed by using a simulation at an higher level of ion....
Mauro Chinosi, Roberto Zafalon, Carlo Guardiani
CISIS
2009
IEEE
14 years 4 months ago
Dynamic Adaptation of Parallelism Level in Data Transfer Scheduling
We discuss dynamic parameter tuning in wide-area data transfers for efficient utilization of available network capacity and optimized end-to-end application performance. Impacts ...
Mehmet Balman, Tevfik Kosar