Sciweavers

2784 search results - page 95 / 557
» Instruction Level Parallelism
Sort
View
ICDCN
2011
Springer
14 years 11 months ago
A High-Level Framework for Distributed Processing of Large-Scale Graphs
Distributed processing of real-world graphs is challenging due to their size and the inherent irregular structure of graph computations. We present HIPG, a distributed framework th...
Elzbieta Krepska, Thilo Kielmann, Wan Fokkink, Hen...
IPCCC
2006
IEEE
16 years 1 months ago
OS-aware tuning: improving instruction cache energy efficiency on system workloads
Low power has been considered as an important issue in instruction cache (I-cache) designs. Several studies have shown that the I-cache can be tuned to reduce power. These techniq...
Tao Li, Lizy K. John
CCGRID
2001
IEEE
15 years 11 months ago
TACO-Exploiting Cluster Networks for High-Level Collective Operations
TACO (Topologies and Collections) is a template library that introduces the flavour of distributed data parallel processing by means of reusable topology classes and C++ s. This p...
Jörg Nolte, Mitsuhisa Sato, Yutaka Ishikawa
DATE
2006
IEEE
127views Hardware» more  DATE 2006»
16 years 1 months ago
ASIP design and synthesis for non linear filtering in image processing
This paper presents an Application Specific Instruction Set Processor (ASIP) design for the implementation of a class of nonlinear image processing algorithms, the Retinex-like fi...
Luca Fanucci, Michele Cassiano, Sergio Saponara, D...
CODES
2006
IEEE
15 years 11 months ago
Automatic selection of application-specific instruction-set extensions
In this paper, we present a general and an efficient algorithm for automatic selection of new application-specific instructions under hardware resources constraints. The instructi...
Carlo Galuzzi, Elena Moscu Panainte, Yana Yankova,...