Sciweavers

2784 search results - page 96 / 557
» Instruction Level Parallelism
Sort
View
PDP
2007
IEEE
15 years 8 months ago
A High-Level Reference Model for Reusable Object-Level Coordination Support in Groupware Applications
The success of groupware software largely depends on its capability for being reused in different collaborative scenarios without requiring significant software development effort...
Miguel A. Gomez-Hernandez, Juan I. Asensio-P&eacut...
126
Voted
ASPDAC
2005
ACM
109views Hardware» more  ASPDAC 2005»
15 years 4 months ago
Fault tolerant nanoelectronic processor architectures
In this paper we propose a fault-tolerant processor architecture and an associated fault-tolerant computation model capable of fault tolerance in the nanoelectronic environment th...
Wenjing Rao, Alex Orailoglu, Ramesh Karri
LCN
2006
IEEE
15 years 8 months ago
Cross-Level Sensor Network Simulation with COOJA
Simulators for wireless sensor networks are a valuable tool for system development. However, current simulators can only simulate a single level of a system at once. This makes sy...
Fredrik Österlind, Adam Dunkels, Joakim Eriks...
103
Voted
DATE
2003
IEEE
86views Hardware» more  DATE 2003»
15 years 7 months ago
Layered, Multi-Threaded, High-Level Performance Design
A primary goal of high-level modeling is to efficiently explore a broad design space, converging on an optimal or near-optimal system architecture before moving to a more detaile...
Andrew S. Cassidy, JoAnn M. Paul, Donald E. Thomas
CC
2005
Springer
106views System Software» more  CC 2005»
15 years 8 months ago
Source-Level Debugging for Multiple Languages with Modest Programming Effort
Abstract. We present techniques that enable source-level debugging for multiple languages at the cost of only modest programming effort. The key idea is to avoid letting debugging ...
Sukyoung Ryu, Norman Ramsey