Sciweavers

188 search results - page 36 / 38
» Instruction Set Extension Exploration in Multiple-Issue Arch...
Sort
View
MICRO
2009
IEEE
132views Hardware» more  MICRO 2009»
14 years 1 months ago
Finding concurrency bugs with context-aware communication graphs
Incorrect thread synchronization often leads to concurrency bugs that manifest nondeterministically and are difficult to detect and fix. Past work on detecting concurrency bugs ...
Brandon Lucia, Luis Ceze
SBACPAD
2008
IEEE
100views Hardware» more  SBACPAD 2008»
14 years 1 months ago
Selection of the Register File Size and the Resource Allocation Policy on SMT Processors
The performance impact of the Physical Register File (PRF) size on Simultaneous Multithreading processors has not been extensively studied in spite of being a critical shared reso...
Jesús Alastruey, Teresa Monreal, Francisco ...
FPGA
2004
ACM
119views FPGA» more  FPGA 2004»
14 years 14 days ago
A quantitative analysis of the speedup factors of FPGAs over processors
The speedup over a microprocessor that can be achieved by implementing some programs on an FPGA has been extensively reported. This paper presents an analysis, both quantitative a...
Zhi Guo, Walid A. Najjar, Frank Vahid, Kees A. Vis...
WECWIS
2003
IEEE
90views ECommerce» more  WECWIS 2003»
14 years 10 days ago
A Web Agent for Automating E-Commerce Operations
The great amount of information that a user handles in their typical transactions on the Internet –identifiers, addresses, credit card numbers, among others-, makes it necessary...
Juan Raposo, Manuel Álvarez, Ángel V...
FCCM
2002
IEEE
174views VLSI» more  FCCM 2002»
14 years 1 days ago
PAM-Blox II: Design and Evaluation of C++ Module Generation for Computing with FPGAs
This paper explores the implications of integrating flexible module generation into a compiler for FPGAs. The objective is to improve the programmabilityof FPGAs, or in other wor...
Oskar Mencer