Sciweavers

2716 search results - page 56 / 544
» Integrating Performance Monitoring and Communication in Para...
Sort
View
133
Voted
ICSE
2001
IEEE-ACM
15 years 8 months ago
A Web-Oriented Architectural Aspect for the Emerging Computational Tapestry
An emerging tapestry of computations will soon integrate systems around the globe. It will evolve without central control. Its complexity will be vast. We need new ideas, tools an...
Kevin J. Sullivan, Avneesh Saxena
IPPS
1999
IEEE
15 years 8 months ago
Hiding Communication Latency in Reconfigurable Message-Passing Environments
Communication overhead is one of the most important factors affecting the performance of message passing multicomputers. We present evidence (through the analysis of several paral...
Ahmad Afsahi, Nikitas J. Dimopoulos
127
Voted
ICCD
2005
IEEE
246views Hardware» more  ICCD 2005»
16 years 17 days ago
H-SIMD Machine: Configurable Parallel Computing for Matrix Multiplication
FPGAs (Field-Programmable Gate Arrays) are often used as coprocessors to boost the performance of dataintensive applications [1, 2]. However, mapping algorithms onto multimillion-...
Xizhen Xu, Sotirios G. Ziavras
147
Voted
MICRO
2010
IEEE
149views Hardware» more  MICRO 2010»
15 years 1 months ago
ReMAP: A Reconfigurable Heterogeneous Multicore Architecture
This paper presents ReMAP, a reconfigurable architecture geared towards accelerating and parallelizing applications within a heterogeneous CMP. In ReMAP, threads share a common rec...
Matthew A. Watkins, David H. Albonesi
ISPDC
2005
IEEE
15 years 9 months ago
Active Zero-copy: A performance study of non-deterministic messaging
Zero-copy communication exchanges the messages among the buffers that are allocated and locked before the communication itself. This communication style fits into applications th...
Shinichi Yamagiwa, Keiichi Aoki, Koichi Wada