Sciweavers

816 search results - page 104 / 164
» Interconnect design methods for memory design
Sort
View
ADBIS
1999
Springer
80views Database» more  ADBIS 1999»
13 years 12 months ago
S*-Tree: An Improved S+-Tree for Coloured Images
In this paper we propose and analyze a new spatial access method, namely the S∗ -tree, for the efficient secondary memory encoding and manipulation of images containing multiple ...
Enrico Nardelli, Guido Proietti
CF
2009
ACM
14 years 2 months ago
Mapping the LU decomposition on a many-core architecture: challenges and solutions
Recently, multi-core architectures with alternative memory subsystem designs have emerged. Instead of using hardwaremanaged cache hierarchies, they employ software-managed embedde...
Ioannis E. Venetis, Guang R. Gao
DAC
2004
ACM
14 years 8 months ago
Large-scale full-wave simulation
We describe a new extraction tool, EMX (Electro-Magnetic eXtractor), for the analysis of RF, analog and high-speed digital circuits. EMX is a fast full-wave field solver. It incor...
Sharad Kapur, David E. Long
ISORC
2008
IEEE
14 years 2 months ago
Toward Libraries for Real-Time Java
Reusable libraries are problematic for real-time software in Java. Using Java’s standard class library, for example, demands meticulous coding and testing to avoid response time...
Trevor Harmon, Martin Schoeberl, Raimund Kirner, R...
IPPS
1998
IEEE
13 years 12 months ago
Deriving Efficient Cache Coherence Protocols through Refinement
Abstract. We address the problem of developing efficient cache coherence protocols implementing distributed shared memory (DSM) using message passing. A serious drawback of traditi...
Ratan Nalumasu, Ganesh Gopalakrishnan