Sciweavers

816 search results - page 128 / 164
» Interconnect design methods for memory design
Sort
View
GLVLSI
2008
IEEE
137views VLSI» more  GLVLSI 2008»
14 years 2 months ago
Phase-based cache reconfiguration for a highly-configurable two-level cache hierarchy
Phase-based tuning methodologies specialize system parameters for each application phase of execution. Parameters are varied during execution, as opposed to remaining fixed as in ...
Ann Gordon-Ross, Jeremy Lau, Brad Calder
ADC
2008
Springer
112views Database» more  ADC 2008»
14 years 2 months ago
Semantics based Buffer Reduction for Queries over XML Data Streams
With respect to current methods for query evaluation over XML data streams, adoption of certain types of buffering techniques is unavoidable. Under lots of circumstances, the buff...
Chi Yang, Chengfei Liu, Jianxin Li, Jeffrey Xu Yu,...
ICMCS
2006
IEEE
102views Multimedia» more  ICMCS 2006»
14 years 1 months ago
High Performance Fractional Motion Estimation and Mode Decision for H.264/AVC
We propose a high performance architecture for fractional motion estimation and Lagrange mode decision in H.264/AVC. Instead of time-consuming fractional-pixel interpolation and s...
Chao-Yang Kao, Huang-Chih Kuo, Youn-Long Lin
IPPS
2006
IEEE
14 years 1 months ago
A framework to develop symbolic performance models of parallel applications
Performance and workload modeling has numerous uses at every stage of the high-end computing lifecycle: design, integration, procurement, installation and tuning. Despite the trem...
Sadaf R. Alam, Jeffrey S. Vetter
CBSE
2004
Springer
14 years 1 months ago
Prediction of Run-Time Resource Consumption in Multi-task Component-Based Software Systems
Embedded systems must be cost-effective. This imposes strict requirements on the resource consumption of their applications. It is therefore desirable to be able to determine the ...
Johan Muskens, Michel R. V. Chaudron