Sciweavers

816 search results - page 145 / 164
» Interconnect design methods for memory design
Sort
View
ISCA
2002
IEEE
82views Hardware» more  ISCA 2002»
14 years 14 days ago
Increasing Processor Performance by Implementing Deeper Pipelines
One architectural method for increasing processor performance involves increasing the frequency by implementing deeper pipelines. This paper will explore the relationship between ...
Eric Sprangle, Doug Carmean
MICRO
2000
IEEE
80views Hardware» more  MICRO 2000»
13 years 12 months ago
Silent stores for free
Silent store instructions write values that exactly match the values that are already stored at the memory address that is being written. A recent study reveals that significant ...
Kevin M. Lepak, Mikko H. Lipasti
AMET
1998
Springer
13 years 11 months ago
Bidding Strategies for Trading Agents in Auction-Based Tournaments
Abstract. Auction-based electronic commerce is an increasingly interesting domain for AI researchers. In this paper we present an attempt towards the construction of trading agents...
Pere Garcia, Eduardo Giménez, Lluis Godo, J...
CIKM
1997
Springer
13 years 11 months ago
A Framework for the Management of Past Experiences with Time-Extended Situations
: In the context of knowledge management, we focus on the representation and the retrieval of past experiences called cases within the Case-Based Reasoning (CBR) paradigm. CBR is a...
Michel Jaczynski
ICDCS
1989
IEEE
13 years 11 months ago
Transparent Concurrent Execution of Mutually Exclusive Alternatives
We examine the task of concurrently computing alternative solutions to a problem. We restrict our interest to the case where only one of the solutions is needed; in this case we n...
Jonathan M. Smith, Gerald Q. Maguire Jr.