Sciweavers

816 search results - page 61 / 164
» Interconnect design methods for memory design
Sort
View
ASPLOS
2010
ACM
14 years 1 months ago
An asymmetric distributed shared memory model for heterogeneous parallel systems
Heterogeneous computing combines general purpose CPUs with accelerators to efficiently execute both sequential control-intensive and data-parallel phases of applications. Existin...
Isaac Gelado, Javier Cabezas, Nacho Navarro, John ...
IFL
1998
Springer
113views Formal Methods» more  IFL 1998»
14 years 1 months ago
Shared Memory Multiprocessor Support for SAC
Abstract. Sac (Single Assignment C) is a strict, purely functional programming language primarily designed with numerical applications in mind. Particular emphasis is on efficient ...
Clemens Grelck
DELTA
2008
IEEE
13 years 10 months ago
Dynamic Co-operative Intelligent Memory
As semiconductor technology advances, the performance gap between processor and memory has become one of the major issues in computer design. In order to bridge this gap, many met...
Xiaoyong Wen, Faycal Bensaali, Reza Sotudeh
CDES
2008
166views Hardware» more  CDES 2008»
13 years 10 months ago
Scalable Directory Organization for Tiled CMP Architectures
Although directory-based cache coherence protocols are the best choice when designing chip multiprocessor architectures (CMPs) with tens of processor cores on chip, the memory ove...
Alberto Ros, Manuel E. Acacio, José M. Garc...
CCR
2004
102views more  CCR 2004»
13 years 8 months ago
Infrastructure for the quantum internet
A team of researchers from the Massachusetts Institute of Technology (MIT) and Northwestern University (NU) is developing a system for long-distance, high-fidelity qubit teleporta...
Seth Lloyd, Jeffrey H. Shapiro, Franco N. C. Wong,...