Sciweavers

816 search results - page 70 / 164
» Interconnect design methods for memory design
Sort
View
DATE
2009
IEEE
122views Hardware» more  DATE 2009»
14 years 3 months ago
MTJ-based nonvolatile logic-in-memory circuit, future prospects and issues
—Nonvolatile logic-in-memory architecture, where nonvolatile memory elements are distributed over a logic-circuit plane, is expected to realize both ultra-low-power and reduced i...
Shoun Matsunaga, Jun Hayakawa, Shoji Ikeda, Katsuy...
SASP
2008
IEEE
153views Hardware» more  SASP 2008»
14 years 3 months ago
TRaX: A Multi-Threaded Architecture for Real-Time Ray Tracing
Ray tracing is a technique used for generating highly realistic computer graphics images. In this paper, we explore the design of a simple but extremely parallel, multi-threaded, ...
Josef B. Spjut, Solomon Boulos, Daniel Kopta, Erik...
MSS
2003
IEEE
130views Hardware» more  MSS 2003»
14 years 2 months ago
zFS - A Scalable Distributed File System Using Object Disks
zFS is a research project aimed at building a decentralized file system that distributes all aspects of file and storage management over a set of cooperating machines interconne...
Ohad Rodeh, Avi Teperman
FCCM
2002
IEEE
171views VLSI» more  FCCM 2002»
14 years 1 months ago
Coarse-Grain Pipelining on Multiple FPGA Architectures
Reconfigurable systems, and in particular, FPGA-based custom computing machines, offer a unique opportunity to define application-specific architectures. These architectures offer...
Heidi E. Ziegler, Byoungro So, Mary W. Hall, Pedro...
JACM
2002
87views more  JACM 2002»
13 years 8 months ago
Bounded concurrent timestamp systems using vector clocks
Abstract. Shared registers are basic objects used as communication mediums in asynchronous concurrent computation. A concurrent timestamp system is a higher typed communication obj...
Sibsankar Haldar, Paul M. B. Vitányi