Sciweavers

731 search results - page 96 / 147
» Interconnect modeling for improved system-level design optim...
Sort
View
DAC
2010
ACM
13 years 9 months ago
Instruction cache locking using temporal reuse profile
The performance of most embedded systems is critically dependent on the average memory access latency. Improving the cache hit rate can have significant positive impact on the per...
Yun Liang, Tulika Mitra
SODA
2008
ACM
101views Algorithms» more  SODA 2008»
13 years 10 months ago
Adaptive local ratio
Local ratio is a well-known paradigm for designing approximation algorithms for combinatorial optimization problems. At a very high level, a local-ratio algorithm first decomposes ...
Julián Mestre
ASAP
2011
IEEE
233views Hardware» more  ASAP 2011»
12 years 8 months ago
Accelerating vision and navigation applications on a customizable platform
—The domain of vision and navigation often includes applications for feature tracking as well as simultaneous localization and mapping (SLAM). As these problems require computati...
Jason Cong, Beayna Grigorian, Glenn Reinman, Marco...
HICSS
2008
IEEE
237views Biometrics» more  HICSS 2008»
14 years 3 months ago
Integration of an Ontological Information Security Concept in Risk Aware Business Process Management
Abstract— The ability to prevent risks as well as to appropriately counteract occurring threats has increasingly become a crucial success factor. Traditional business process man...
Gernot Goluch, Andreas Ekelhart, Stefan Fenz, Stef...
SPAA
1993
ACM
14 years 28 days ago
Supporting Sets of Arbitrary Connections on iWarp Through Communication Context Switches
In this paper we introduce the ConSet communication model for distributed memory parallel computers. The communication needs of an application program can be satisfied by some ar...
Anja Feldmann, Thomas Stricker, Thomas E. Warfel