Sciweavers

942 search results - page 18 / 189
» Interrupt Timed Automata
Sort
View
RTSS
1998
IEEE
13 years 11 months ago
Membership Questions for Timed and Hybrid Automata
Timed and hybrid automata are extensions of finite-state machines for formal modeling of embedded systems with both discrete and continuous components. Reachability problems for t...
Rajeev Alur, Robert P. Kurshan, Mahesh Viswanathan
ICCAD
2008
IEEE
109views Hardware» more  ICCAD 2008»
14 years 4 months ago
Verifying external interrupts of embedded microprocessor in SoC with on-chip bus
—The microprocessor verification challenge becomes higher in the on-chip bus (OCB) than in the unit-level. Especially for the external interrupts, since they interface with othe...
Fu-Ching Yang, Jing-Kun Zhong, Ing-Jer Huang
FASE
2009
Springer
14 years 2 months ago
A Formal Connection between Security Automata and JML Annotations
Security automata are a convenient way to describe security policies. Their typical use is to monitor the execution of an application, and to interrupt it as soon as the security p...
Marieke Huisman, Alejandro Tamalet
CASES
2009
ACM
14 years 2 months ago
Parallel, hardware-supported interrupt handling in an event-triggered real-time operating system
A common problem in event-triggered real-time systems is caused by low-priority tasks that are implemented as interrupt handlers interrupting and disturbing high-priority tasks th...
Fabian Scheler, Wanja Hofer, Benjamin Oechslein, R...
LCN
2008
IEEE
14 years 1 months ago
Priority interrupts of Duty Cycled communications in wireless sensor networks
— FrameComm is a contention based, Duty Cycled, MAC protocol that ensures a message will be transmitted during the receiver’s listen phase by sending a packet, followed by a sh...
Tony O'Donovan, Jonathan P. Benson, Utz Roedig, Co...