Sciweavers

11808 search results - page 2264 / 2362
» Isometries and Computability Structures
Sort
View
ICNP
2006
IEEE
14 years 4 months ago
Characterizing and Mitigating Inter-domain Policy Violations in Overlay Routes
— The Internet is a complex structure arising from the interconnection of numerous autonomous systems (AS), each exercising its own administrative policies to reflect the commer...
Srinivasan Seetharaman, Mostafa H. Ammar
ICNP
2006
IEEE
14 years 4 months ago
O-MAC: A Receiver Centric Power Management Protocol
— Energy efficiency is widely understood to be one of the dominant considerations for Wireless Sensor Networks. Based on historical data and technology trends, the receiver ener...
Hui Cao, Ken Parker, Anish Arora
IEEEPACT
2006
IEEE
14 years 4 months ago
Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource
As chip multiprocessors (CMPs) become increasingly mainstream, architects have likewise become more interested in how best to share a cache hierarchy among multiple simultaneous t...
Lisa R. Hsu, Steven K. Reinhardt, Ravishankar R. I...
IEEEPACT
2006
IEEE
14 years 4 months ago
Self-checking instructions: reducing instruction redundancy for concurrent error detection
With reducing feature size, increasing chip capacity, and increasing clock speed, microprocessors are becoming increasingly susceptible to transient (soft) errors. Redundant multi...
Sumeet Kumar, Aneesh Aggarwal
IEEEPACT
2006
IEEE
14 years 4 months ago
Testing implementations of transactional memory
Transactional memory is an attractive design concept for scalable multiprocessors because it offers efficient lock-free synchronization and greatly simplifies parallel software....
Chaiyasit Manovit, Sudheendra Hangal, Hassan Chafi...
« Prev « First page 2264 / 2362 Last » Next »