Sciweavers

713 search results - page 131 / 143
» Laplacian mesh optimization
Sort
View
ISLPED
2005
ACM
85views Hardware» more  ISLPED 2005»
14 years 1 months ago
A low-power crossroad switch architecture and its core placement for network-on-chip
As the number of cores on a chip increases, power consumed by the communication structures takes significant portion of the overall power-budget. The individual components of the...
Kuei-Chung Chang, Jih-Sheng Shen, Tien-Fu Chen
DSD
2003
IEEE
138views Hardware» more  DSD 2003»
14 years 24 days ago
A Two-step Genetic Algorithm for Mapping Task Graphs to a Network on Chip Architecture
Network on Chip (NoC) is a new paradigm for designing core based System on Chip which supports high degree of reusability and is scalable. In this paper we describe an efficient t...
Tang Lei, Shashi Kumar
SMI
2003
IEEE
138views Image Analysis» more  SMI 2003»
14 years 23 days ago
Higher Order Prediction for Geometry Compression
A lot of techniques have been developed for the encoding of triangular meshes as this is a widely used representation for the description of surface models. Although methods for t...
Stefan Gumhold, Rachida Amjoun
COMPGEOM
2003
ACM
14 years 23 days ago
Billboard clouds
We introduce billboard clouds – a new approach for extreme simplification in the context of real-time rendering. 3D models are simplified onto a set of planes with texture and...
Xavier Décoret, Frédo Durand, Fran&c...
SAC
2003
ACM
14 years 22 days ago
COSAR: Commitment-Oriented "Sense and Respond" System for Microelectronic Manufacturing
Microelectronic manufacturing deals with the efficient coordination of manufacturing processes and owning enterprises along a value chain to provide microelectronic products to cu...
Jun-Jang Jeng, Henry Chang, Jen-Yao Chung