Sciweavers

1658 search results - page 281 / 332
» Layout of Bayesian Networks
Sort
View
LCPC
2007
Springer
14 years 1 months ago
Multidimensional Blocking in UPC
Abstract. Partitioned Global Address Space (PGAS) languages offer an attractive, high-productivity programming model for programming large-scale parallel machines. PGAS languages, ...
Christopher Barton, Calin Cascaval, George Alm&aac...
SAS
2007
Springer
126views Formal Methods» more  SAS 2007»
14 years 1 months ago
Hierarchical Pointer Analysis for Distributed Programs
We present a new pointer analysis for use in shared memory programs running on hierarchical parallel machines. The analysis is motivated by the partitioned global address space lan...
Amir Kamil, Katherine A. Yelick
ASPDAC
2006
ACM
88views Hardware» more  ASPDAC 2006»
14 years 1 months ago
Equivalent circuit modeling of guard ring structures for evaluation of substrate crosstalk isolation
— A substrate-coupling equivalent circuit can be derived for an arbitrary guard ring test structure by way of F-matrix computation. The derived netlist represents a unified impe...
Daisuke Kosaka, Makoto Nagata
ISQED
2005
IEEE
116views Hardware» more  ISQED 2005»
14 years 1 months ago
A Mask Reuse Methodology for Reducing System-on-a-Chip Cost
Today's System-on-a-Chip (SoC) design methodology provides an efficient way to develop highly integrated systems on a single chip by utilizing pre-designed intellectual prope...
Subhrajit Bhattacharya, John A. Darringer, Daniel ...
MMM
2005
Springer
148views Multimedia» more  MMM 2005»
14 years 1 months ago
Paving the Last Mile for Multi-Channel Multimedia Presentation Generation
Users of multimedia applications today are equipped with a variety of different (mobile) devices that each come with different operating systems, memory and CPU capabilities, netw...
Ansgar Scherp, Susanne Boll