Sciweavers

3 search results - page 1 / 1
» Leveraging Core Specialization via OS Scheduling to Improve ...
Sort
View
VEE
2010
ACM
327views Virtualization» more  VEE 2010»
14 years 1 months ago
AASH: an asymmetry-aware scheduler for hypervisors
Asymmetric multicore processors (AMP) consist of cores exposing the same instruction-set architecture (ISA) but varying in size, frequency, power consumption and performance. AMPs...
Vahid Kazempour, Ali Kamali, Alexandra Fedorova
SIGOPS
2010
179views more  SIGOPS 2010»
13 years 1 months ago
Online cache modeling for commodity multicore processors
Modern chip-level multiprocessors (CMPs) contain multiple processor cores sharing a common last-level cache, memory interconnects, and other hardware resources. Workloads running ...
Richard West, Puneet Zaroo, Carl A. Waldspurger, X...