Sciweavers

106 search results - page 16 / 22
» Light Logics and Optimal Reduction: Completeness and Complex...
Sort
View
DAC
2005
ACM
14 years 8 months ago
Race-condition-aware clock skew scheduling
The race conditions often limit the smallest feasible clock period that the optimal clock skew scheduling can achieve. Therefore, the combination of clock skew scheduling and dela...
Shih-Hsu Huang, Yow-Tyng Nieh, Feng-Pin Lu
VEE
2010
ACM
218views Virtualization» more  VEE 2010»
14 years 2 months ago
Improving compiler-runtime separation with XIR
Intense research on virtual machines has highlighted the need for flexible software architectures that allow quick evaluation of new design and implementation techniques. The inte...
Ben Titzer, Thomas Würthinger, Doug Simon, Ma...
ASAP
2008
IEEE
146views Hardware» more  ASAP 2008»
14 years 1 months ago
A multi-FPGA application-specific architecture for accelerating a floating point Fourier Integral Operator
Many complex systems require the use of floating point arithmetic that is exceedingly time consuming to perform on personal computers. However, floating point operators are also h...
Jason Lee, Lesley Shannon, Matthew J. Yedlin, Gary...
ICIP
2004
IEEE
14 years 9 months ago
Efficient path aggregation and error control for video streaming
This paper presents an efficient multiplexing and error control system to improve streaming video performance over path aggregates. While providing the application with increased ...
Omesh Tickoo, Shivkumar Kalyanaraman, John W. Wood...
ICCAD
2007
IEEE
125views Hardware» more  ICCAD 2007»
14 years 4 months ago
A methodology for timing model characterization for statistical static timing analysis
While the increasing need for addressing process variability in sub-90nm VLSI technologies has sparkled a large body of statistical timing and optimization research, the realizati...
Zhuo Feng, Peng Li