Sciweavers

331 search results - page 28 / 67
» Limits on Multiple Instruction Issue
Sort
View
IISWC
2009
IEEE
14 years 3 months ago
Understanding PARSEC performance on contemporary CMPs
PARSEC is a reference application suite used in industry and academia to assess new Chip Multiprocessor (CMP) designs. No investigation to date has profiled PARSEC on real hardwa...
Major Bhadauria, Vincent M. Weaver, Sally A. McKee
DAGSTUHL
2008
13 years 10 months ago
A Modified Staggered Correction Arithmetic with Enhanced Accuracy and Very Wide Exponent Range
Abstract. A so called staggered precision arithmetic is a special kind of a multiple precision arithmetic based on the underlying floating point data format (typically IEEE double ...
Frithjof Blomquist, Werner Hofschuster, Walter Kr&...
ER
2005
Springer
177views Database» more  ER 2005»
14 years 2 months ago
Conceptual Content Management for Enterprise Web Services
Web services aim at providing an interoperable framework for cross system and multiple domain communication. Current basic standards are allowing for first cases of practical use ...
Sebastian Bossung, Hans-Werner Sehring, Joachim W....
SIGUCCS
2003
ACM
14 years 2 months ago
Computing labs and technology classroom (CLTC) initiative: a model for distributed support
DePauw University is a small, liberal arts institution with 2200 undergraduate residential students and 222 faculty members, located in Greencastle, Indiana. The challenges of sup...
Lynda S. LaRoche, Julianne M. Miranda, Angela P. S...
IWOMP
2007
Springer
14 years 2 months ago
Supporting OpenMP on Cell
The Cell processor is a heterogeneous multi-core processor with one Power Processing Engine (PPE) core and eight Synergistic Processing Engine (SPE) cores. Each SPE has a directly...
Kevin O'Brien, Kathryn M. O'Brien, Zehra Sura, Ton...