Sciweavers

1016 search results - page 193 / 204
» Linear error-block codes
Sort
View
CODES
2007
IEEE
14 years 2 months ago
Predator: a predictable SDRAM memory controller
Memory requirements of intellectual property components (IP) in contemporary multi-processor systems-on-chip are increasing. Large high-speed external memories, such as DDR2 SDRAM...
Benny Akesson, Kees Goossens, Markus Ringhofer
IPPS
2006
IEEE
14 years 1 months ago
Algorithm-based checkpoint-free fault tolerance for parallel matrix computations on volatile resources
As the desire of scientists to perform ever larger computations drives the size of today’s high performance computers from hundreds, to thousands, and even tens of thousands of ...
Zizhong Chen, Jack Dongarra
FPGA
2004
ACM
121views FPGA» more  FPGA 2004»
14 years 1 months ago
Divide and concatenate: a scalable hardware architecture for universal MAC
We present a cryptographic architecture optimization technique called divide-and-concatenate based on two observations: (i) the area of a multiplier and associated data path decre...
Bo Yang, Ramesh Karri, David A. McGrew
HICSS
2002
IEEE
138views Biometrics» more  HICSS 2002»
14 years 20 days ago
Artificial Computer-Assisted International Negotiation: A Tool for Research and Practice
We propose a web-based computer-assisted tool for diagnosing progress in international negotiation. The system is based on a general linear model. Innovative features of the progr...
Daniel Druckman, Richard Harris, Bennett Ramberg
CCO
2001
Springer
143views Combinatorics» more  CCO 2001»
14 years 7 days ago
TSP Cuts Which Do Not Conform to the Template Paradigm
Abstract. The first computer implementation of the Dantzig-FulkersonJohnson cutting-plane method for solving the traveling salesman problem, written by Martin, used subtour inequa...
David Applegate, Robert E. Bixby, Vasek Chvá...