Sciweavers

141 search results - page 11 / 29
» Load Execution Latency Reduction
Sort
View
ICCS
2004
Springer
14 years 26 days ago
Optimization of Collective Reduction Operations
A 5-year-profiling in production mode at the University of Stuttgart has shown that more than 40% of the execution time of Message Passing Interface (MPI) routines is spent in the...
Rolf Rabenseifner
IEEEPACT
2005
IEEE
14 years 1 months ago
Dual-Core Execution: Building a Highly Scalable Single-Thread Instruction Window
Current integration trends embrace the prosperity of single-chip multi-core processors. Although multi-core processors deliver significantly improved system throughput, single-thr...
Huiyang Zhou
ACSAC
2008
IEEE
14 years 2 months ago
Execution Trace-Driven Automated Attack Signature Generation
In its most general form, an attack signature is a program that can correctly determine if an input network packet sequence can successfully attack a protected network application...
Susanta Nanda, Tzi-cker Chiueh
ISCAS
2005
IEEE
183views Hardware» more  ISCAS 2005»
14 years 1 months ago
Battery-aware dynamic voltage scaling in multiprocessor embedded system
— In a battery powered system, a primary design consideration is the battery lifetime. Profile of current drawn from a battery determines its lifetime. Recently in [4] dynamic v...
Yuan Cai, Sudhakar M. Reddy, Irith Pomeranz, Bashi...
CAL
2002
13 years 7 months ago
Migration in Single Chip Multiprocessors
Global communication costs in future single-chip multiprocessors will increase linearly with distance. In this paper, we revisit the issues of locality and load balance in order to...
K. A. Shaw, William J. Dally