Sciweavers

141 search results - page 26 / 29
» Load Execution Latency Reduction
Sort
View
MICRO
2003
IEEE
96views Hardware» more  MICRO 2003»
14 years 1 months ago
Scalable Hardware Memory Disambiguation for High ILP Processors
This paper describes several methods for improving the scalability of memory disambiguation hardware for future high ILP processors. As the number of in-flight instructions grows...
Simha Sethumadhavan, Rajagopalan Desikan, Doug Bur...
SAINT
2003
IEEE
14 years 1 months ago
Mobile Agent based realization of a distance evaluation system
The growth of the Internet has led to new avenues for distance education. A crucial factor for the success of distance education is effective mechanisms for distance evaluation. E...
Vikram Jamwal, Sridhar Iyer
INFOCOM
2002
IEEE
14 years 1 months ago
On Multiple Description Streaming with Content Delivery Networks
Abstract— CDNs have been widely used to provide low latency, scalability, fault tolerance, and load balancing for the delivery of web content and more recently streaming media. W...
John G. Apostolopoulos, Tina Wong, Susie J. Wee, D...
GLOBECOM
2010
IEEE
13 years 6 months ago
ATMA: Advertisement-Based TDMA Protocol for Bursty Traffic in Wireless Sensor Networks
Energy conservation is one of the primary goals of the majority of MAC protocols designed for wireless sensor networks. In Sensor-MAC (S-MAC), one of the first MAC protocols design...
Surjya Sarathi Ray, Ilker Demirkol, Wendi Rabiner ...
RSP
2007
IEEE
143views Control Systems» more  RSP 2007»
14 years 2 months ago
Heuristics for Dynamic Task Mapping in NoC-based Heterogeneous MPSoCs
Multiprocessor Systems-on-Chip (MPSoCs) is a trend in VLSI design, since they minimize the “design crisis” (gap between silicon technology and actual SoC design capacity) and ...
Ewerson Carvalho, Ney Calazans, Fernando Moraes