1631 search results - page 277 / 327 » Load balancing on speed |
141
click to vote
HPCA
2005
IEEE
15 years 9 months ago
2005
IEEE
Future high-performance billion-transistor processors are likely to employ partitioned architectures to achieve high clock speeds, high parallelism, low design complexity, and low...
117
click to vote
SC
2005
ACM
15 years 9 months ago
2005
ACM
The GridFTP extensions to the File Transfer Protocol define a general-purpose mechanism for secure, reliable, high-performance data movement. We report here on the Globus striped ...
160
click to vote
WMPI
2004
ACM
15 years 9 months ago
2004
ACM
The size and speed of first-level caches and SRAMs of embedded processors continue to increase in response to demands for higher performance. In power-sensitive devices like PDAs a...
115
click to vote
FPGA
2004
ACM
15 years 9 months ago
2004
ACM
FPGAs normally operate at whatever clock rate is appropriate for the loaded configuration. When FPGAs are used as computational devices in a larger system, however, it is better ...
147
click to vote
PERCOM
2003
ACM
15 years 9 months ago
2003
ACM
We investigate the performance issues of destinationsequenced distance vector (DSDV) and ad-hoc on-demand distance vector (AODV) routing protocols for mobile ad hoc networks. Four...