Sciweavers

404 search results - page 58 / 81
» LogP: Towards a Realistic Model of Parallel Computation
Sort
View
EDOC
2003
IEEE
14 years 1 months ago
Towards a Language for Coherent Enterprise Architecture Descriptions
A coherent description of architectures provides insight, enables communication among different stakeholders and guides complicated (business and ICT) change processes. Unfortunat...
Henk Jonkers, René van Buuren, Farhad Arbab...
ICS
2009
Tsinghua U.
14 years 2 months ago
Combining thread level speculation helper threads and runahead execution
With the current trend toward multicore architectures, improved execution performance can no longer be obtained via traditional single-thread instruction level parallelism (ILP), ...
Polychronis Xekalakis, Nikolas Ioannou, Marcelo Ci...
HPCA
2004
IEEE
14 years 8 months ago
Exploiting Prediction to Reduce Power on Buses
We investigate coding techniques to reduce the energy consumed by on-chip buses in a microprocessor. We explore several simple coding schemes and simulate them using a modified Si...
Victor Wen, Mark Whitney, Yatish Patel, John Kubia...
CCGRID
2006
IEEE
13 years 9 months ago
A Co-ordinate Based Resource Allocation Strategy for Grid Environments
In this paper, we propose a novel resource scheduling strategy, referred to as the Multi-Resource Scheduling (MRS) algorithm, which is capable of handling several resources to be u...
Benjamin Khoo Boon Tat, Bharadwaj Veeravalli, Tere...
DATE
2009
IEEE
104views Hardware» more  DATE 2009»
14 years 2 months ago
Programming MPSoC platforms: Road works ahead!
Abstract—This paper summarizes a special session on multicore/multi-processor system-on-chip (MPSoC) programming challenges. The current trend towards MPSoC platforms in most com...
Rainer Leupers, Andras Vajda, Marco Bekooij, Soonh...