1749 search results - page 224 / 350 » Logic, Optimization, and Constraint Programming |
CODES
2007
IEEE
14 years 2 months ago
2007
IEEE
There is a strong need now for compilers of embedded systems to find effective ways of optimizing series of loop-nests, wherein majority of the memory references occur in the fo...
ASPDAC
2008
ACM
13 years 10 months ago
2008
ACM
- We present a topology synthesis method for high performance System-on-Chip (SoC) design. Our method provides an optimal topology of on-chip communication network for the given ba...
ICRA
2002
IEEE
14 years 27 days ago
2002
IEEE
— Closed-loop, asymptotically stable walking motions are designed for a 5-link, planar bipedal robot model with one degree of underactuation. Parameter optimization is applied to...
IEEEPACT
1998
IEEE
14 years 7 days ago
1998
IEEE
Global locality analysis is a technique for improving the cache performance of a sequence of loop nests through a combination of loop and data layout optimizations. Pure loop tran...
IJRR
2007
13 years 7 months ago
2007
An algorithm is presented for wheeled mobile robot trajectory generation that achieves a high degree of generality and efficiency. The generality derives from numerical lineariza...