Sciweavers

2038 search results - page 135 / 408
» Loops under Strategies
Sort
View
ICPP
2009
IEEE
15 years 10 months ago
Code Semantic-Aware Runahead Threads
Memory-intensive threads can hoard shared resources without making progress on a multithreading processor (SMT), thereby hindering the overall system performance. A recent promisi...
Tanausú Ramírez, Alex Pajuelo, Olive...
IJCNN
2006
IEEE
15 years 10 months ago
Neural Network Control of Spark Ignition Engines with High EGR Levels
— Research has shown substantial reductions in the oxides of nitrogen (NOx) concentrations by using 10% to 25% exhaust gas recirculation (EGR) in spark ignition (SI) engines [1]....
Atmika Singh, Jonathan Blake Vance, Brian C. Kaul,...
VSTTE
2005
Springer
15 years 9 months ago
Verifying Design with Proof Scores
: Verifying design instead of code can be an effective and practical approach to obtaining verified software. This paper argues that proof scores are an attractive method for ver...
Kokichi Futatsugi, Joseph A. Goguen, Kazuhiro Ogat...
ISPD
2003
ACM
110views Hardware» more  ISPD 2003»
15 years 9 months ago
Explicit gate delay model for timing evaluation
Delay evaluation is always a crucial concern in the VLSI design and it becomes increasingly more critical in the nowadays deep-submicron technology. To obtain an accurate delay va...
Muzhou Shao, Martin D. F. Wong, Huijing Cao, Youxi...
SPAA
2003
ACM
15 years 9 months ago
Performance comparison of MPI and three openMP programming styles on shared memory multiprocessors
When using a shared memory multiprocessor, the programmer faces the selection of the portable programming model which will deliver the best performance. Even if he restricts his c...
Géraud Krawezik