Sciweavers

2038 search results - page 55 / 408
» Loops under Strategies
Sort
View
LCTRTS
2005
Springer
14 years 1 months ago
A sample-based cache mapping scheme
Applications running on the StrongARM SA-1110 or XScale processor cores can specify cache mapping for each virtual page to achieve better cache utilization. In this work, we descr...
Rong Xu, Zhiyuan Li
CDC
2009
IEEE
117views Control Systems» more  CDC 2009»
14 years 10 days ago
A limiting property of the matrix exponential with application to multi-loop control
— A limiting property of the matrix exponential is proven: For a real square matrix, where the log norm of the upper-left n by n block approaches negative infinity in a limiting...
Sebastian Trimpe, Raffaello D'Andrea
LCR
1998
Springer
104views System Software» more  LCR 1998»
13 years 12 months ago
Locality Enhancement for Large-Scale Shared-Memory Multiprocessors
Abstract. This paper gives an overview of locality enhancement techniques used by the Jasmine compiler, currently under development at the University of Toronto. These techniques e...
Tarek S. Abdelrahman, Naraig Manjikian, Gary Liu, ...
GLVLSI
2010
IEEE
154views VLSI» more  GLVLSI 2010»
13 years 9 months ago
Resource-constrained timing-driven link insertion for critical delay reduction
For timing-driven or yield-driven designs, non-tree routing has become more and more popular and additional loops provide the redundant paths to protect against the effect of the ...
Jin-Tai Yan, Zhi-Wei Chen
ASPDAC
2005
ACM
130views Hardware» more  ASPDAC 2005»
13 years 9 months ago
Stability analysis of active clock deskewing systems using a control theoretic approach
— In this paper, a methodology for analyzing closed loop clock distribution and active deskewing networks is proposed. An active clock distribution and deskewing network is model...
Vinil Varghese, Tom Chen, Peter Young