Sciweavers

1307 search results - page 247 / 262
» Low Power Hardware for a High Performance PDA
Sort
View
FCCM
2006
IEEE
131views VLSI» more  FCCM 2006»
14 years 2 months ago
Packet Switched vs. Time Multiplexed FPGA Overlay Networks
— Dedicated, spatially configured FPGA interconnect is efficient for applications that require high throughput connections between processing elements (PEs) but with a limited ...
Nachiket Kapre, Nikil Mehta, Michael DeLorimier, R...
WISA
2004
Springer
14 years 2 months ago
Hyperelliptic Curve Coprocessors on a FPGA
Abstract. Cryptographic algorithms are used in a large variety of different applications to ensure security services. It is, thus, very interesting to investigate various implement...
Howon Kim, Thomas J. Wollinger, YongJe Choi, Kyoil...
TPDS
2010
109views more  TPDS 2010»
13 years 3 months ago
Incentivized Peer-Assisted Streaming for On-Demand Services
As an efficient distribution mechanism, Peer-to-Peer (P2P) technology has become a tremendously attractive solution to offload servers in large-scale video streaming applications. ...
Chao Liang, Zhenghua Fu, Yong Liu, Chai Wah Wu
IPPS
2006
IEEE
14 years 2 months ago
Analysis of checksum-based execution schemes for pipelined processors
The performance requirements for contemporary microprocessors are increasing as rapidly as their number of applications grows. By accelerating the clock, performance can be gained...
Bernhard Fechner
CASES
2005
ACM
13 years 10 months ago
A post-compilation register reassignment technique for improving hamming distance code compression
Code compression is a field where compression ratios between compiler-generated code and subsequent compressed code are highly dependent on decisions made at compile time. Most op...
Montserrat Ros, Peter Sutton