Sciweavers

3799 search results - page 145 / 760
» Low Power or High Performance
Sort
View
ARITH
2005
IEEE
15 years 10 months ago
Low Latency Pipelined Circular CORDIC
The pipelined CORDIC with linear approximation to rotation has been proposed to achieve reductions in delay, power and area; however, the schemes for rotation (multiplication) and...
Elisardo Antelo, Julio Villalba
162
Voted
ASPDAC
2004
ACM
129views Hardware» more  ASPDAC 2004»
15 years 10 months ago
Instruction buffering exploration for low energy VLIWs with instruction clusters
— For multimedia applications, loop buffering is an efficient mechanism to reduce the power in the instruction memory of embedded processors. In particular, software controlled ...
Tom Vander Aa, Murali Jayapala, Francisco Barat, G...
WISA
2009
Springer
15 years 9 months ago
EM Side-Channel Attacks on Commercial Contactless Smartcards Using Low-Cost Equipment
We introduce low-cost hardware for performing non-invasive side-channel attacks on Radio Frequency Identication Devices (RFID) and develop techniques for facilitating a correlatio...
Timo Kasper, David Oswald, Christof Paar
IBPRIA
2003
Springer
15 years 9 months ago
Bayesian Image Estimation from an Incomplete Set of Blurred, Undersampled Low Resolution Images
Abstract. This paper deals with the problem of reconstructing a highresolution image from an incomplete set of undersampled, blurred and noisy images shifted with subpixel displace...
Javier Mateos, Miguel Vega, Rafael Molina, Aggelos...
147
Voted
DELTA
2004
IEEE
15 years 8 months ago
Low Voltage CMOS op-amp with Rail-to-Rail Input/Output Swing
Abstract--As the supply voltage to a standard CMOS opamp is reduced, the input common mode range and the output swing get reduced drastically. Special biasing circuits have to be u...
S. V. Gopalaiah, A. P. Shivaprasad