Sciweavers

3799 search results - page 47 / 760
» Low Power or High Performance
Sort
View
ICC
2008
IEEE
133views Communications» more  ICC 2008»
15 years 10 months ago
Memoryless Relay Strategies for Two-Way Relay Channels: Performance Analysis and Optimization
— We consider relaying strategies for two-way relay channels, where two terminals transmits simultaneously to each other with the help of relays. A memoryless system is considere...
Tao Cui, Jörg Kliewer
141
Voted
SIPS
2006
IEEE
15 years 9 months ago
Low Power Trellis Decoder with Overscaled Supply Voltage
Abstract— This paper is interested in applying voltage overscaling (VOS) to reduce trellis decoder energy consumption, where the key issue is how to minimize the decoding perform...
Yang Liu, Tong Zhang, Jiang Hu
143
Voted
VLSID
2005
IEEE
170views VLSI» more  VLSID 2005»
15 years 9 months ago
A High-Efficiency, Dual-Mode, Dynamic, Buck-Boost Power Supply IC for Portable Applications
Abstract—Integrated power supplies are critical building blocks in stateof-the-art portable applications, where they efficiently and accurately transform a battery supply into va...
Biranchinath Sahu, Gabriel A. Rincón-Mora
124
Voted
DAC
2001
ACM
16 years 4 months ago
Power-Aware Scheduling under Timing Constraints for Mission-Critical Embedded Systems
Power-aware systems are those that must make the best use of available power. They subsume traditional low-power systems in that they must not only minimize power when the budget ...
Jinfeng Liu, Pai H. Chou, Nader Bagherzadeh, Fadi ...
133
Voted
ASPDAC
2005
ACM
92views Hardware» more  ASPDAC 2005»
15 years 5 months ago
Sleep transistor sizing using timing criticality and temporal currents
— Power gating is a circuit technique that enables high performance and low power operation. One of the challenges in power gating is sizing the sleep transistor which is used to...
Anand Ramalingam, Bin Zhang, Anirudh Devgan, David...