Sciweavers

240 search results - page 8 / 48
» Low energy asynchronous architectures
Sort
View
DAC
2005
ACM
14 years 8 months ago
A low latency router supporting adaptivity for on-chip interconnects
The increased deployment of System-on-Chip designs has drawn attention to the limitations of on-chip interconnects. As a potential solution to these limitations, Networks-on -Chip...
Jongman Kim, Dongkook Park, Theo Theocharides, Nar...
IPCCC
2007
IEEE
14 years 2 months ago
Optimal Cluster Head Selection in the LEACH Architecture
LEACH (Low Energy Adaptive Clustering Hierarchy) [1] is one of the popular cluster-based structures, which has been widely proposed in wireless sensor networks. LEACH uses a TDMA ...
Haiming Yang, Biplab Sikdar
SENSYS
2003
ACM
14 years 29 days ago
Minimum-energy asynchronous dissemination to mobile sinks in wireless sensor networks
Data dissemination from sources to sinks is one of the main functions in sensor networks. In this paper, we propose SEAD, a Scalable Energy-efficient Asynchronous Dissemination pr...
Hyung Seok Kim, Tarek F. Abdelzaher, Wook Hyun Kwo...
VLSID
2007
IEEE
104views VLSI» more  VLSID 2007»
14 years 8 months ago
Customization of Register File Banking Architecture for Low Power
Register file banking is an effective alternative to monolithic register files in embedded processor based systems. In this work, we propose techniques for performing application s...
Rakesh Nalluri, Rohan Garg, Preeti Ranjan Panda
DATE
2003
IEEE
141views Hardware» more  DATE 2003»
14 years 1 months ago
On-chip Stack Based Memory Organization for Low Power Embedded Architectures
This paper presents a on-chip stack based memory organization that effectively reduces the energy dissipation in programmable embedded system architectures. Most embedded systems ...
Mahesh Mamidipaka, Nikil D. Dutt