Sciweavers

1004 search results - page 28 / 201
» Low power methodology and design techniques for processor de...
Sort
View
IJON
2007
118views more  IJON 2007»
13 years 8 months ago
Low power CMOS electronic central pattern generator design for a biomimetic underwater robot
— This paper, presents a feasability study of a central pattern generator-based analog controller for an autonomous robot. The operation of a neuronal circuit formed of electroni...
Young-Jun Lee, Jihyun Lee, Kyung Ki Kim, Yong-Bin ...
IOLTS
2008
IEEE
102views Hardware» more  IOLTS 2008»
14 years 2 months ago
Integrating Scan Design and Soft Error Correction in Low-Power Applications
— Error correcting coding is the dominant technique to achieve acceptable soft-error rates in memory arrays. In many modern circuits, the number of memory elements in the random ...
Michael E. Imhof, Hans-Joachim Wunderlich, Christi...
DSD
2002
IEEE
110views Hardware» more  DSD 2002»
14 years 1 months ago
A Design for a Low-Power Digital Matched Filter Applicable to W-CDMA
This paper presents a design for a low-power digital matched filter (DMF) applicable to Wideband-Code Division Multiple Access (W-CDMA), which is a Direct-Sequence Spread-Spectrum...
Shoji Goto, Takashi Yamada, Norihisa Takayarna, Yo...
SIGMOD
2004
ACM
128views Database» more  SIGMOD 2004»
14 years 8 months ago
A context-aware methodology for very small data base design
The design of a Data Base to be resident on portable devices and embedded processors for professional systems requires considering both the device memory peculiarities and the mobi...
Cristiana Bolchini, Fabio A. Schreiber, Letizia Ta...
ICCD
2004
IEEE
138views Hardware» more  ICCD 2004»
14 years 5 months ago
Design and Implementation of Scalable Low-Power Montgomery Multiplier
In this paper, an efficient Montgomery multiplier is introduced for the modular exponentiation operation, which is fundamental to numerous public-key cryptosystems. Four aspects a...
Hee-Kwan Son, Sang-Geun Oh