Sciweavers

552 search results - page 39 / 111
» Low power techniques for Motion Estimation hardware
Sort
View
HPCA
1996
IEEE
15 years 10 months ago
Co-Scheduling Hardware and Software Pipelines
Exploiting instruction-level parallelism (ILP) is extremely important for achieving high performance in application specific instruction set processors (ASIPs) and embedded process...
Ramaswamy Govindarajan, Erik R. Altman, Guang R. G...
ISCAS
2003
IEEE
85views Hardware» more  ISCAS 2003»
15 years 11 months ago
A robust global motion estimation scheme for sprite coding
A new global motion estimation technique for sprite coding is presented in this paper. The proposed system manages to accurately register frames to a sprite without referencing th...
Hoi-Kok Cheung, Wan-Chi Siu
CAV
2008
Springer
99views Hardware» more  CAV 2008»
15 years 7 months ago
Functional Verification of Power Gated Designs by Compositional Reasoning
Power gating is a technique for low power design in which whole sections of the chip are powered off when they are not needed, and powered back on when they are. Functional correct...
Cindy Eisner, Amir Nahir, Karen Yorav
ASPDAC
1999
ACM
168views Hardware» more  ASPDAC 1999»
15 years 10 months ago
An Integrated Battery-Hardware Model for Portable Electronics
- We describe an integrated model of the hardware and the battery sub-systems in batterypowered VLSI systems. We demonstrate that, under this model and for a fixed operating voltag...
Massoud Pedram, Chi-Ying Tsui, Qing Wu
ICCV
1999
IEEE
15 years 10 months ago
Learning Low-Level Vision
We describe a learning-based method for low-level vision problems--estimating scenes from images. We generate a synthetic world of scenes and their corresponding rendered images, m...
William T. Freeman, Egon C. Pasztor