Sciweavers

877 search results - page 113 / 176
» MXQuery with Hardware Acceleration
Sort
View
EUROPAR
2009
Springer
14 years 2 months ago
Automatic Calibration of Performance Models on Heterogeneous Multicore Architectures
Multicore architectures featuring specialized accelerators are getting an increasing amount of attention, and this success will probably influence the design of future High Perfor...
Cédric Augonnet, Samuel Thibault, Raymond N...
MSS
1999
IEEE
112views Hardware» more  MSS 1999»
14 years 2 months ago
HPSS at Los Alamos: Experiences and Analysis
The High Performance Storage System (HPSS) is currently deployed on the open and secure networks at Los Alamos National Laboratory (LANL). Users of the Accelerated Strategic Compu...
Per Lysne, Gary Lee, Lynn Jones, Mark Roschke
CAV
2006
Springer
105views Hardware» more  CAV 2006»
14 years 1 months ago
FAST Extended Release
Fast is a tool designed for the analysis of counter systems, i.e. automata extended with unbounded integer variables. Despite the reachability set is not recursive in general, Fast...
Sébastien Bardin, Jérôme Lerou...
WSCG
2003
177views more  WSCG 2003»
13 years 11 months ago
An Architecture for Hierarchical Collision Detection
We present novel algorithms for efficient hierarchical collision detection and propose a hardware architecture for a single-chip accelerator. We use a hierarchy of bounding volum...
Gabriel Zachmann, Günter Knittel
DDECS
2009
IEEE
116views Hardware» more  DDECS 2009»
13 years 11 months ago
MTPP - Modular Traffic Processing Platform
High-speed (10 Gb/s and above) network monitoring and traffic processing requires hardware acceleration. Different applications require different functions to be placed in hardware...
Jiri Halak, Sven Ubik