Sciweavers

362 search results - page 6 / 73
» Making the Most of Cache Groups
Sort
View
ICCD
2004
IEEE
106views Hardware» more  ICCD 2004»
14 years 6 months ago
Energy Characterization of Hardware-Based Data Prefetching
This paper evaluates several hardware-based data prefetching techniques from an energy perspective, and explores their energy/performance tradeoffs. We present detailed simulation...
Yao Guo, Saurabh Chheda, Israel Koren, C. Mani Kri...
SAC
2010
ACM
14 years 4 months ago
Social music making on the web with CODES
Music making is usually considered as mostly a solitary activity done by composers, but with the current Web 2.0 technology it is possible to provide new possibilities for social ...
Evandro Manara Miletto, Marcelo Soares Pimenta, Je...
ISSS
1996
IEEE
125views Hardware» more  ISSS 1996»
14 years 1 months ago
Size-Constrained Code Placement for Cache Miss Rate Reduction
In design of an embedded system with a cache, it is important to minimize the cache miss rate to reduce the power consumption as well as to improvethe performance of the system. W...
Hiroyuki Tomiyama, Hiroto Yasuura
CTRSA
2010
Springer
191views Cryptology» more  CTRSA 2010»
14 years 1 months ago
Making the Diffie-Hellman Protocol Identity-Based
This paper presents a new identity based key agreement protocol. In id-based cryptography (introduced by Adi Shamir in [33]) each party uses its own identity as public key and rece...
Dario Fiore, Rosario Gennaro
IPPS
2006
IEEE
14 years 3 months ago
SAMIE-LSQ: set-associative multiple-instruction entry load/store queue
The load/store queue (LSQ) is one of the most complex parts of contemporary processors. Its latency is critical for the processor performance and it is usually one of the processo...
Jaume Abella, Antonio González