Sciweavers

10805 search results - page 34 / 2161
» Mapping Computation with No Memory
Sort
View
CODES
2008
IEEE
14 years 3 months ago
Don't forget memories: a case study redesigning a pattern counting ASIC circuit for FPGAs
Modern embedded compute platforms increasingly contain both microprocessors and field-programmable gate arrays (FPGAs). The FPGAs may implement accelerators or other circuits to s...
David Sheldon, Frank Vahid
DAC
2004
ACM
14 years 9 months ago
Virtual memory window for application-specific reconfigurable coprocessors
Reconfigurable Systems-on-Chip (SoCs) on the market consist of full-fledged processors and large Field-Programmable Gate-Arrays (FPGAs). The latter can be used to implement the sy...
Miljan Vuletic, Laura Pozzi, Paolo Ienne
FCCM
2004
IEEE
118views VLSI» more  FCCM 2004»
14 years 14 days ago
Virtual Memory Window for a Portable Reconfigurable Cryptography Coprocessor
Reconfigurable System-on-Chip (SoC) platforms that incorporate hard-core processors surrounded by large amounts of FPGA are today commodities: the reconfigurable logic is often us...
Miljan Vuletic, Laura Pozzi, Paolo Ienne
KES
2004
Springer
14 years 2 months ago
Towards Cortex Sized Artificial Nervous Systems
We characterize the size and complexity of the mammalian cortices of human, macaque, cat, rat, and mouse. We map the cortical structure onto a Bayesian confidence propagating neura...
Christopher Johansson, Anders Lansner
NPL
2007
109views more  NPL 2007»
13 years 8 months ago
Generative Modeling of Autonomous Robots and their Environments using Reservoir Computing
Autonomous mobile robots form an important research topic in the field of robotics due to their near-term applicability in the real world as domestic service robots. These robots ...
Eric A. Antonelo, Benjamin Schrauwen, Jan M. Van C...