Sciweavers

10805 search results - page 56 / 2161
» Mapping Computation with No Memory
Sort
View
IPPS
2010
IEEE
13 years 7 months ago
Analyzing the trade-off between multiple memory controllers and memory channels on multi-core processor performance
Increasing the core-count on current and future processors is posing critical challenges to the memory subsystem to efficiently handle concurrent memory requests. The current tren...
José Carlos Sancho, Michael Lang 0003, Darr...
IEEESCC
2006
IEEE
14 years 4 months ago
Memory Servers: A Scope of SOA for High-End Computing
The expanding gap between microprocessor and disk performance has initiated new techniques of providing memory as a service in high-end computing (HEC). Although the processor and...
Surendra Byna, Xian-He Sun, Ryan Nakhoul
IPPS
2007
IEEE
14 years 4 months ago
Mobility of Data in Distributed Hybrid Computing Systems
In distributed hybrid computing systems, traditional sequential processors are loosely coupled with reconfigurable hardware for optimal performance. This loose coupling proves to...
Philippe Faes, Mark Christiaens, Dirk Stroobandt
IPPS
2007
IEEE
14 years 4 months ago
A global address space framework for locality aware scheduling of block-sparse computations
In this paper, we present a mechanism for automatic management of the memory hierarchy, including secondary storage, in the context of a global address space parallel programming ...
Sriram Krishnamoorthy, Ümit V. Çataly&...