Sciweavers

10805 search results - page 9 / 2161
» Mapping Computation with No Memory
Sort
View
ICPP
2009
IEEE
14 years 2 months ago
Mapping the FDTD Application to Many-Core Chip Architectures
—This paper reports a study of mapping the Finite Difference Time Domain (FDTD) application to the IBM Cyclops64 (C64) many-core chip architecture [1]. C64 is chosen for this stu...
Daniel Orozco, Guang R. Gao
ISCA
2011
IEEE
333views Hardware» more  ISCA 2011»
12 years 11 months ago
The impact of memory subsystem resource sharing on datacenter applications
In this paper we study the impact of sharing memory resources on five Google datacenter applications: a web search engine, bigtable, content analyzer, image stitching, and protoc...
Lingjia Tang, Jason Mars, Neil Vachharajani, Rober...
ICPR
2004
IEEE
14 years 8 months ago
Using Multiple Graphics Cards as a General Purpose Parallel Computer : Applications to Computer Vision
Pattern recognition and computer vision tasks are computationally intensive, repetitive, and often exceed the capabilities of the CPU, leaving little time for higher level tasks. ...
James Fung, Steve Mann
IJON
2002
72views more  IJON 2002»
13 years 7 months ago
Modeling large cortical networks with growing self-organizing maps
Self-organizing computational models with specific intracortical connections can explain many features of visual cortex. However, due to their computation and memory requirements,...
James A. Bednar, Amol Kelkar, Risto Miikkulainen
IPPS
2006
IEEE
14 years 1 months ago
Optimal map construction of an unknown torus
In this paper we consider the map construction problem in the case of an anonymous, unoriented torus of unknown size. An agent that can move from node to neighbouring node in the ...
Hanane Becha, Paola Flocchini