Sciweavers

20 search results - page 4 / 4
» Mapping Real Time Operating System on Reconfigurable Instruc...
Sort
View
232
Voted
ICIA
2007
15 years 6 months ago
Effectiveness of Mobile Recommender Systems for Tourist Destinations: A User Evaluation
Mobile recommender systems have the potential to substantially enrich tourist experiences. As their handling marks a big challenge for ordinary users, its acceptance can only be e...
Marko Modsching, Ronny Kramer, Klaus ten Hagen, Ul...
127
Voted
JSA
2000
116views more  JSA 2000»
15 years 3 months ago
Distributed vector architectures
Integrating processors and main memory is a promising approach to increase system performance. Such integration provides very high memory bandwidth that can be exploited efficientl...
Stefanos Kaxiras
175
Voted
CCS
2011
ACM
14 years 3 months ago
MIDeA: a multi-parallel intrusion detection architecture
Network intrusion detection systems are faced with the challenge of identifying diverse attacks, in extremely high speed networks. For this reason, they must operate at multi-Giga...
Giorgos Vasiliadis, Michalis Polychronakis, Sotiri...
168
Voted
VEE
2010
ACM
327views Virtualization» more  VEE 2010»
15 years 10 months ago
AASH: an asymmetry-aware scheduler for hypervisors
Asymmetric multicore processors (AMP) consist of cores exposing the same instruction-set architecture (ISA) but varying in size, frequency, power consumption and performance. AMPs...
Vahid Kazempour, Ali Kamali, Alexandra Fedorova
158
Voted
MICRO
2010
IEEE
156views Hardware» more  MICRO 2010»
15 years 2 months ago
Explicit Communication and Synchronization in SARC
SARC merges cache controller and network interface functions by relying on a single hardware primitive: each access checks the tag and the state of the addressed line for possible...
Manolis Katevenis, Vassilis Papaefstathiou, Stamat...