Sciweavers

35 search results - page 4 / 7
» Maximum Current Estimation in Programmable Logic Arrays
Sort
View
JCB
2000
103views more  JCB 2000»
13 years 6 months ago
Testing for Differentially-Expressed Genes by Maximum-Likelihood Analysis of Microarray Data
Although two-color uorescent DNA microarrays are now standard equipment in many molecular biology laboratories, methods for identifying differentially expressed genes in microarra...
Trey Ideker, Vesteinn Thorsson, Andrew F. Siegel, ...
CSREAESA
2010
13 years 5 months ago
The First Clock Cycle Is A Real BIST
The primary goal of Built-In Self-Test (BIST) for Field Programmable Gate Arrays (FPGAs) is to completely test all programmable logic and routing resources in the device such that ...
Charles E. Stroud, Bradley F. Dutton
ICASSP
2011
IEEE
12 years 11 months ago
Space-time adaptive processing for range-folded spread-Doppler radar clutter mitigation
This paper concerns the detection of radar targets masked by Doppler-spread surface backscatter from points beyond the radar’s maximum unambiguous range. Current methods for mit...
William W. Lee, Jeffrey L. Krolik
FPGA
2007
ACM
185views FPGA» more  FPGA 2007»
14 years 1 months ago
Power-aware FPGA logic synthesis using binary decision diagrams
Power consumption in field programmable gate arrays (FPGAs) has become an important issue as the FPGA market has grown to include mobile platforms. In this work we present a power...
Kevin Oo Tinmaung, David Howland, Russell Tessier
IPPS
2006
IEEE
14 years 1 months ago
ReConfigME: a detailed implementation of an operating system for reconfigurable computing
Reconfigurable computing applications have traditionally had the exclusive use of the field programmable gate array, primarily because the logic densities of the available devices...
Grant B. Wigley, David A. Kearney, Mark Jasiunas