Sciweavers

1095 search results - page 100 / 219
» Measuring the Performance of Parallel Message-Based Process ...
Sort
View
FPL
2009
Springer
102views Hardware» more  FPL 2009»
14 years 17 days ago
Macs: A Minimal Adaptive routing circuit-switched architecture for scalable and parametric NoCs
Networks-on-Chips (NoCs) are an emerging communication topology paradigm in single chip VLSI design, enhancing parallelism and system scalability. Processing units (PUs) connect t...
Rohit Kumar, Ann Gordon-Ross
CCGRID
2001
IEEE
13 years 11 months ago
A DSM Cluster Architecture Supporting Aggressive Computation in Active Networks
Active networks allow computations to be performed innetwork at routers as messages pass through them. Active networks offer unique opportunities to optimize networkcentric applic...
Peter C. J. Graham
CLOUD
2010
ACM
14 years 1 months ago
Comet: batched stream processing for data intensive distributed computing
Batched stream processing is a new distributed data processing paradigm that models recurring batch computations on incrementally bulk-appended data streams. The model is inspired...
Bingsheng He, Mao Yang, Zhenyu Guo, Rishan Chen, B...
PVM
2007
Springer
14 years 2 months ago
Revealing the Performance of MPI RMA Implementations
The MPI remote-memory access (RMA) operations provide a different programming model from the regular MPI-1 point-to-point operations. This model is particularly appropriate for ca...
William D. Gropp, Rajeev Thakur
NIPS
2001
13 years 9 months ago
Stochastic Mixed-Signal VLSI Architecture for High-Dimensional Kernel Machines
A mixed-signal paradigm is presented for high-resolution parallel innerproduct computation in very high dimensions, suitable for efficient implementation of kernels in image proce...
Roman Genov, Gert Cauwenberghs