1095 search results - page 25 / 219 » Measuring the Performance of Parallel Message-Based Process ... |
ICCD
2000
IEEE
2000
IEEE
Evaluating Signal Processing and Multimedia Applications on SIMD, VLIW and Superscalar Architectures
14 years 5 days ago
This paper aims to provide a quantitative understanding of the performance of DSP and multimedia applications on very long instruction word (VLIW), single instruction multiple dat...
MSS
2005
IEEE
14 years 1 months ago
2005
IEEE
The High Performance Storage System (HPSS) provides scalable hierarchical storage management (HSM), archive, and file system services. Its design, implementation and current domin...
SASP
2009
IEEE
14 years 2 months ago
2009
IEEE
— In this paper, we present Parade, a novel and flexible parallel architecture for the deinterleaving of combined pulsetrains. This is a commonly performed task in various areas ...
PATMOS
2000
Springer
13 years 11 months ago
2000
Springer
Exploitation of data re-use in combination with the use of custom memory hierarchy that exploits the temporal locality of data accesses may introduce significant power savings, esp...
HCI
2011
12 years 11 months ago
2011
Validation is critically important when human performance models are used to predict the effect of future system designs on human performance. A model of flight deck operations was...