1095 search results - page 39 / 219 » Measuring the Performance of Parallel Message-Based Process ... |
IPPS
2002
IEEE
14 years 22 days ago
2002
IEEE
In this paper we present new approaches to high performance protein database scanning on two novel massively parallel architectures to gain supercomputer power at low cost. The ï¬...
IPPS
2006
IEEE
14 years 1 months ago
2006
IEEE
This paper presents the design and study of reconfigurable architectures for two data-link layer frame delineation techniques used for ATM and GFP. The architectures are targeted ...
IPPS
2003
IEEE
14 years 1 months ago
2003
IEEE
In this paper, we overview general hardware architecture and a programming model of SRC-6ETM reconfigurable computers, and compare the performance of the SRC-6E machine vs. IntelÂ...
MASCOTS
2010
13 years 9 months ago
2010
Abstract--We present Barra, a simulator of Graphics Processing Units (GPU) tuned for general purpose processing (GPGPU). It is based on the UNISIM framework and it simulates the na...
IPPS
1999
IEEE
14 years 2 days ago
1999
IEEE
Abstract. The combination of a language with ne-grain implicit parallelism and a data
ow evaluation scheme is suitable for high-level programming on massively parallel architectur...