Sciweavers

1095 search results - page 46 / 219
» Measuring the Performance of Parallel Message-Based Process ...
Sort
View
123
Voted
HPCA
2000
IEEE
15 years 7 months ago
Register Organization for Media Processing
Processor architectures with tens to hundreds of arithmetic units are emerging to handle media processing applications. These applications, such as image coding, image synthesis, ...
Scott Rixner, William J. Dally, Brucek Khailany, P...
91
Voted
ISCAS
2007
IEEE
105views Hardware» more  ISCAS 2007»
15 years 8 months ago
Parallel current-steering D/A Converters for Flexibility and Smartness
—This paper presents a DAC architecture built on parallel current-steering sub-DAC entities. Two main novelties are explored: flexibility and smartness. Firstly, a number of avai...
Georgi I. Radulov, Patrick J. Quinn, Pieter Harpe,...
100
Voted
SC
2004
ACM
15 years 8 months ago
Analysis and Performance Results of a Molecular Modeling Application on Merrimac
The Merrimac supercomputer uses stream processors and a highradix network to achieve high performance at low cost and low power. The stream architecture matches the capabilities o...
Mattan Erez, Jung Ho Ahn, Ankit Garg, William J. D...
CLUSTER
2004
IEEE
15 years 2 months ago
Performance Evaluation of Deflection Routing in Optical IP Packet-Switched Networks
In previous papers [5,6], an optical switch architecture was proposed to handle variable-length packets such as IP datagrams, based on an AWG device to route packets and equipped w...
Stefano Bregni, Achille Pattavina
113
Voted
IPPS
2006
IEEE
15 years 8 months ago
Performance Analysis of the Reactor Pattern in Network Services
The growing reliance on services provided by software applications places a high premium on the reliable and efficient operation of these applications. A number of these applicat...
Swapna S. Gokhale, Aniruddha S. Gokhale, Jeffrey G...