Sciweavers

745 search results - page 61 / 149
» Memory Exploration for Low Power, Embedded Systems
Sort
View
ICS
1999
Tsinghua U.
14 years 3 days ago
Nonlinear array layouts for hierarchical memory systems
Programming languages that provide multidimensional arrays and a flat linear model of memory must implement a mapping between these two domains to order array elements in memory....
Siddhartha Chatterjee, Vibhor V. Jain, Alvin R. Le...
CEC
2003
IEEE
13 years 11 months ago
A genetic algorithm for energy efficient device scheduling in real-time systems
Most embedded systemshave tightconstraints on power consumption because the amonnt of power available to these systems is limited due to the limitation ofbattery life. For this rea...
Lirong Tian, Tughrul Arslan
JTRES
2010
ACM
13 years 8 months ago
Cyclic executive for safety-critical Java on chip-multiprocessors
Chip-multiprocessors offer increased processing power at a low cost. However, in order to use them for real-time systems, tasks have to be scheduled efficiently and predictably. I...
Anders P. Ravn, Martin Schoeberl
ICIP
2002
IEEE
14 years 9 months ago
Packet loss protection of embedded data with fast local search
Unequal loss protection with systematic Reed-Solomon codes allows reliable transmission of embedded multimedia over packet erasure channels. The design of a fast algorithm with lo...
Vladimir Stankovic, Raouf Hamzaoui, Zixiang Xiong
DATE
2008
IEEE
114views Hardware» more  DATE 2008»
14 years 2 months ago
Hiding Cache Miss Penalty Using Priority-based Execution for Embedded Processors
—The contribution of memory latency to execution time continues to increase, and latency hiding mechanisms become ever more important for efficient processor design. While high-...
Sanghyun Park, Aviral Shrivastava, Yunheung Paek