3202 search results - page 390 / 641 » Memory access scheduling |
114
click to vote
DATE
1999
IEEE
15 years 7 months ago
1999
IEEE
We describe EXPRESSION, a language supporting architectural design space exploration for embedded Systems-onChip (SOC) and automatic generation of a retargetable compiler/simulato...
147
Voted
ISCA
1993
IEEE
15 years 6 months ago
1993
IEEE
er uses an abstract machine approach to compare the mechanisms of two parallel machines: the J-Machine and the CM-5. High-level parallel programs are translated by a single optimi...
128
Voted
DAWAK
2006
Springer
15 years 6 months ago
2006
Springer
We consider the problem of concurrent execution of multiple frequent itemset queries. If such data mining queries operate on overlapping parts of the database, then their overall I...
158
Voted
CF
2008
ACM
15 years 4 months ago
2008
ACM
To meet growing terabit link rates, highly parallel and scalable architectures are needed for IP lookup engines in next generation routers. This paper proposes an SRAM-based multi...
142
Voted
EUROPAR
2010
Springer
15 years 2 months ago
2010
Springer
Today, it is possible to associate multiple CPUs and multiple GPUs in a single shared memory architecture. Using these resources efficiently in a seamless way is a challenging issu...