Sciweavers

3202 search results - page 400 / 641
» Memory access scheduling
Sort
View
119
Voted
CAMP
2000
IEEE
15 years 7 months ago
An FPGA Architecture for High Speed Edge and Corner Detection
This paper presents an FPGA based architecture for high speed edge and corner detection. Applications targeted are in high speed computer vision (i.e. more than 100 images per sec...
Cesar Torres-Huitzil, Miguel Arias-Estrada
118
Voted
EUROMICRO
1998
IEEE
15 years 7 months ago
Improved Multimedia Server I/O Subsystems
The main function of a continuous media server is to concurrently stream data from storage to multiple clients over a network. The resulting streams will congest the host CPU bus,...
Michael Weeks, Hadj Batatia, Reza Sotudeh
LCR
1998
Springer
150views System Software» more  LCR 1998»
15 years 6 months ago
Improving Locality in Out-of-Core Computations Using Data Layout Transformations
Programs accessing disk-resident arrays, called out-of-core programs, perform poorly in general due to an excessive number of I/O calls and insufficient help from compilers. In ord...
Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanuja...
103
Voted
IFL
2000
Springer
15 years 6 months ago
Improving Cache Effectiveness through Array Data Layout Manipulation in SAC
Sac is a functional array processing language particularly designed with numerical applications in mind. In this field the runtime performance of programs critically depends on the...
Clemens Grelck
129
Voted
JVM
2004
166views Education» more  JVM 2004»
15 years 4 months ago
An Opcode Level Energy Consumption Model for a Java Virtual Machine
In this paper we establish a general framework for estimating the energy consumption of an embedded Java virtual machine (JVM). We have designed a number of experiments to find th...
Sébastien Lafond, Johan Lilius