Sciweavers

3202 search results - page 533 / 641
» Memory access scheduling
Sort
View
PERCOM
2005
ACM
14 years 7 months ago
TinyLIME: Bridging Mobile and Sensor Networks through Middleware
In the rapidly developing field of sensor networks, bridging the gap between the applications and the hardware presents a major challenge. Although middleware is one solution, it ...
Carlo Curino, Matteo Giani, Marco Giorgetta, Aless...
DFT
2006
IEEE
130views VLSI» more  DFT 2006»
14 years 2 months ago
Off-Chip Control Flow Checking of On-Chip Processor-Cache Instruction Stream
Control flow checking (CFC) is a well known concurrent checking technique for ensuring that a program’s instruction execution sequence follows permissible paths. Almost all CFC...
Federico Rota, Shantanu Dutt, Sahithi Krishna
VALUETOOLS
2006
ACM
167views Hardware» more  VALUETOOLS 2006»
14 years 1 months ago
Detailed cache simulation for detecting bottleneck, miss reason and optimization potentialities
Cache locality optimization is an efficient way for reducing the idle time of modern processors in waiting for needed data. This kind of optimization can be achieved either on the...
Jie Tao, Wolfgang Karl
SAINT
2005
IEEE
14 years 1 months ago
Adaptive Semantic Support Provisioning in Mobile Internet Environments
The Mobile Internet scenario encourages the design and development of context-aware applications that provide results depending on context information, such as the relative positi...
Antonio Corradi, Rebecca Montanari, Alessandra Ton...
CASES
2004
ACM
14 years 1 months ago
Hardware assisted control flow obfuscation for embedded processors
+ With more applications being deployed on embedded platforms, software protection becomes increasingly important. This problem is crucial on embedded systems like financial transa...
Xiaotong Zhuang, Tao Zhang, Hsien-Hsin S. Lee, San...